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Abstract 
A new concept to implcnient high performancc 
XORKNOR fiinctioris that using pass transistor 
was proposed, it wed only six MOS traiisistors. 
Base upon this coacept, a new high-speed full adder 
was proposed for low-power application. We used 
the modified Karriaugli map (K-map) method to 
obtain the various pass transistor circuits. We 
modified the Uoolean expression to simplify the 
control and input signals of the pass transistor logic 
(I'TL) to realize a one-bit full adder. The analysis of 
proposed one-bit adders were compared with the 
static CMOS adder, the CPL transmission function 
adder [l], the DPL transmission gate adder, and the 
CPL transmission gate adder [Z]. The simulation 
results shows that the proposed new circuit has the 
fcwest power delay product performance. 
I . Introduction 
Since addition is the fimdamcntal operation of the 
arithmetic unit, the high performance adders for Iow- 
power application had been rcsearchcd. The 
complementary pass-lninsislor Logic (CPL) and double 
pass-transistor logic (DPL) ct. al, [2j-17] are thc 
solutions to the requirements. A pass transislor logic 
(PTL) circuit design for high speed and low-power 
adder based upon the modified K-map method is shown. 
The focus of the adder design is the implementation 01' 
XORlXNOR fiinctions. In Section Il, we will use the 
modified K-Map method to obtain the various PTL 
circuits. In Section m, ii new implementation of the 
XORlXNOR functions for adder application is 
presented. In Section IV, a new circuit architecture of 
full &er is presented. In Section V,  the comparisons 
of proposed new adders and others are shown. And 
finally, a conclusion is given. 
II. Thc modified K-map method 
The high performance XOR gate using thc pass- 
transistor was proposed by 181. [7] had ii different 
opinion of the comparison of thc static CMOS logic 
and the PTL circuits for low-voltage low-power 
applications. In this work, only the two-input XOR 
function implemented by various PTL circuits are 
shown. The other functions can use the same method to 
analysis. 
The pass-transistor network is shown in Fig.] .  'The 
input signals can be uscd as the control or pass 
variables. The basic elements of pass-transistor 
network are the MOS transistor switches. The control 
variables are connected to drive the gales [if the MOS 
transistors and tlic pass variables are connected to the 
sourcesldrains of the MOS transistors. The pass- 
transistor network pass the logic value I'rom the set [O,  
I ,  Xi, Xi', Z], where Xi is input variable and Z is the 
high impedance state 191. 
The pass function shown in Table 1 can usc the 
modified K-map to  choose the pass variables and 
control variables, thcre arc threi: versions of XOR 
funclion as shown i n  Pig.2, Pig. 3, and Fig. 4 
respective1 y. 
As shown i n  Fig. Z(a), the dash circles term(1) and 
term(2) or tlie modified K-map are used Lo determine 
the control and pass variables of thc two-input XOR 
gate. The pass variables of term(1) is signal A and 
term(2) is signal A', where signal A can be passed 
under control of signal B' and signal A' can be passed 
under control of signal B. The switch implementations 
of pass-lransistor is shown i n  Fig. 2(b). It  can be 
implement uscd only PMOS or NMOS transistors or 
both used. If the switchcs only use thc NMOS 
transistors, i t  is called CPL. 
Pig. 1 shows that the pass variables signal R of 
lerm(l) is passed under control oC signal A', the signal 
B' of tcrni(2) is passed under control of signal A, the 
signal A of lerm(3) is passed under control of signal B', 
and the signal A' of term(4) is passed under control of 
signal B. The pass variables of  the dash circles havc 
double imth lo pass the signals, i t  is called UPL. It 
keeps the output voltage is f d 1  swing. 
As shown in  Fig. 4 which propiised by 181, term(1) 
pass signal A under conlrol of signal B using a PMOS 
transistor, Lerm(2) pass signal R under control of signal 
A using a PMOS transistor, and tcrm(3) pass 0 under 
conlrol of signal A and signal B using two NMOS 
transistors. This will not need complementary input 
signal, but when (A, B) = (0 ,  01, thc output voltage will 
not reeacli to ground, it only pull down to (Vtpl. 
Attaching a tailing inverter can obtain a fu l l  swing 
XNOR function. 
Using the modified K-map method, we can predict 
which circuits havc full output voltage swing and 
which circuits need complementary control signals. 
Consequently, from these modificd K-maps we can 
predict Ihe characteristics of these pass-transistor 
circuits. 
III. The new circuit structure of XOH 
Thc Boolean equations ora  full ndder are as follow: 
Sum = Aa3Be3C (1) 
Cerry = AB + BC + AC (2 )  
P = Ae3B (3 
Sum = P'C -t PC' (4) 
Carry = P'B + PC (5) 
I f  we rewrite equations ( I )  and (2) a s  follow: 
We can find that the Boolean equations or Sum and 
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Carry are similar. They both pass input signals (B, C o r  
C') under control of signal P or signal I". As shown in 
cqiiations (4). ( 5 )  and (6). P, i.e. XOR, and P', i.e. 
XNOR, are the critical functions to implement the Sum 
nnd the Carry Therefore, it is significant to get ii well 
method to implement the control signals I' and P'. By 
the scheme shown in Seclion TI, we can use the skills 
of pass triiiisistor logic (PTL) to implement the 
XOR/XNOR functions. 
We liavc two new circuit versions of XOR as shown 
i n  following: 
A. The first version of the proposed new XOR gate. 
l h e  first version of the proposed is shown in Fig. 
S(aj. The signal Pi (XOR function) is implcmentcd 
by the dash circles tcrm(l) and tcrm(2), and tlie 
signal Pi' (XNOR function) i s  implemented by the 
dash circles tcrm(3i and ternii4). ~, . ,  
When signals (A, B) = (1, 0), Lerm(l) pass 
signal A under control of signal B using a 
PMOS Mp2; and wheii signals (A, U) = (0, I), 
lerm(2) pass signal B under control of signal A 
usingaI'MOS MpI. 
When signals (A,  Bj = (0, I), term(3) p i s s  
signal A tinder control of signal B using a 
NMOS Mn2; and when signals (A, l3) = (0, I), 
tcrm(2) pass signal I3 under control of signal A 
using a PMOS Mnl .  
When signals (A, U) = (0, 0) of function Pi and 
(A, Bj = (1, I )  of fiinction Pi', they both have 
two paths to propagate. It's operation voltage is 
limited above 2jVtpl. 
The implementations at (A, B j  = ( I ,  I) of 
function Pi and at (A, B) = (0, 0) of function Pi' 
are using the feedback MOS transistors Mpf 
and Mnf to realize. 
This structure only uses six MOS Iransistors to 
implement both XOll and XNOR functions. I1 offers 
the least power consumption and has the simplest 
circnit structure. But it's operation voltage is limited 
above 2IVtpl. Thus it is suiteble for higher operating 
U .  The second version of lhe proposed new XOR gate. 
The second version of proposed is shown in Fig. 5(b). 
It can to solve the limited output voltage swing of the 
structure of Fig. 5(a). 
1. We use signal B' to control a NMOS Mn3 to 
ensure that when (A, B j  = (0, 01, the output 
voltage can be full swing. 
2.  We use signal B' to control a PMOS Mp3 to 
ensure that when (A, B) = ( I ,  I), the output 
voltage can be full swing. 
The implementations of signal Pi and signal Pi' arc 
symmetric, it help each other 10 pull up or pull down. 
The output voltages 0 1  signal Pi and signal Pi' arc full 
swing, and it's opevation voltage is limited above IVtpl. 
Thus it can be operated at lower vollage. 
IV. The new architecture of full adder 
In order to make the pel-forimince comparison, thc 
various full adder implementations are shown as 
follow: 
I. The proposed new full adder: Fig. 6 and Fig. 7 
vol1agc. 
shows the new iirchilectiirc of the one-bit adders. 
Since [hey use PTI.. which conncctcd to the inpul  
signals and used only six MOS transistors to 
implement the XOR/XNOII functions, they can 
reduce the input capacitance. The feedback paths 
of signal P and signal P' are keep the XOR and 
XNOK functions complete and symmetric, and 
make the output nodes have full  voltage swing. 
2. As shown in Fig. 8, the static CMOS full adder 
has 28 transistors. A disadvantage of the static 
CMOS full  adder is that the input capacitance is 
higher. 
3. Transmission function fu l l  adder: As shown in 
Fig. 9, tlie fiill adder base upon transmission 
Cunctions is presented 1 I j .  I t  improves tlie CMOS 
full adders from gate level to switching level. IL 
reduces tlic redundant triinsistor counts. 
4. DPL transmission gate fiill adder: As sliuw in Fig. 
10, the adder uses Iransmission gate logic to 
realize. All nodes have the double paths. 
5 .  CPL Lrnnsmissiun gate full adder: As shown i n  
Fig. 1 1 ,  the CPL-TG full adder 121 uses the CPL 
logic to generate the signal XOR and use 
transmission gate to pass the sum and carry. The 
use of CPL circuit at the front end reduces the 
input capacitance. But the complcmentary input 
signals are needed. 
V. The comparisons of simulation result 
In this section, the simulation results of one-bit 
adders and the 16-bit carry ripple adders based o n  the 
three fiill adder architectures are shown. The MSPlCE 
simulation results are based upon 0.5 m CMOS 
technology and stipply voltagcs are change from 5V to 
2.5V respectively. As shown in table 2, the propnsed 
version I adder is only using 18 transistcirs. From lhc 
simulations of one-bil full adders as shown in Fig. 12 to 
Fig. 14, and the simulations ol' 16-bit adders are shown 
in Table 3 to Table 5, [he proposed new adders version 
I and version 2 arc hiive the better power consumption 
saved. Consequently, the proposed adder structures are 
suitable for low-power applications. 
VI. Conclusions 
In this work, the design of a new I'iill adder using 
PTI, with modified I<-map was prcsented. 'The 
presented XOR and XNOR functions had full voltage 
swing output, so had better driving ciipncity to drive the 
transmission gales which was used to generate the 
output signals sum and carry. Beside. full voltage swing 
was suited to operate at low voltage. Because the 
constitutions o f  new adder were almost passive MOS 
transistors, thc power consumption was reduccd. 
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Table 1.  The truth table of XOR function 
v a i i a b i c s  N e i r o r k  
Fig. 1 Pass-transistor nctwork 
...................... 
~ ........... ! ....... j
Fig, 2(a) The version I Pig. 2(b) The implementation 
of XOR function of XOR function 
,m& I,, 
Fig. 6 The proposed iicw adder (version 1) 
Fig. 7 ‘Thc proposed new adder (version 2) 
1-E- C.,,,? 
Fig. 8 The stiitic CMOS adder (vcrsion 3) 
3’ 
Fig. 9 The CPL transmission function adder 
proposed by [ I ]  (version 4) 
Fig. I O  Thc DPL transmission gale adder (version 5 )  
Fig. 11 The CPL transmission gate adder 
proposed by 121 (version 6) 




version 5 26 
vcrsion 6 24 
Table 2. The transistor counts comparison 
,IS ">W "lWWS 
Fig. 12 The performance comparison of one-bit adders 
at voltage is equal to S.0V 
"" 
Fig. 13 'The pcrformance comparison of one-bit adders 
at voltagc is equal to 3.3V 
Fig. 14 The performance comparison of one-bit adders 
at voltage is cqiiiil to 2.SV 
Avg. Delay Powcr Powcr*Dclny 
nS mW mW*nS 
version 1 6.3030 2.0180 12.7195 
vcrsion 2 6.2560 2.0370 12.7435 
version 3 8.2050 2.7690 22.7106 
vcrsion 4 8.2540 2.31 10 19.0750 
vcrsioii 5 8.7100 2.3300 20.2943 
version 6 8.6800 2.3500 20.3980 
Table 3. The perlbrniiince comparison of 16-bit adders 
a1 voltage is equal to 5.OV 
Avg. Delay Powcl- Powcr*Dclay 
11s m W  mW*nS 
version 1 9.2300 0.6607 6.0983 
version 2 9.1810 0.6714 6.1641 
version 3 11.1600 0.8651 9.6545 
vcrsion4 12.1600 0.7641 0.2915 
Yeision 5 12.5400 0.7762 9.7335 
vcrsion 6 12.5200 0.7805 0.7719 
Tablc 4. The perrormance comparison of 16-bit adders 
at voltage is equal to 3.3V 
AVE. Dclay Power Powcr*llclay 
nS mW inW"nS 
version 1 --- ... ... 
version 2 13.3300 0.3077 4.1016 
vcrsion 3 15.2300 0.3846 5.8575 
version 4 17.1600 0.3494 5.9957 
vcrsion 5 17.8000 0.3555 6.3279 
versioii 6 17.8700 0.3584 6.4046 
'Pable 5.  The performance comparison of I6-liit addcrs 
at voltage is equal to 2 .W 
3 2  
